Optimized AES Rijndael implementation on embedded controller R8C

R.Elumalai¹, Dr.A.R.Reddy²

¹Vinayaka Mission University, Salem, Tamil Nadu, India

elumalai.epcet@gmail.com

²Madanapalli Institute of Technology and Science, Madanapalli, Andhra Pradesh.

ar reddy@yahoo.com

Abstract— Advanced Encryption Standard (AES) Rijndael algorithm has gained popularity as it is deployed in various embedded systems. Realization of AES algorithm on microcontroller with minimum memory will be useful for deploying it in low cost applications. R8C microcontroller from Renesas is one of the popular microcontrollers in industrial application, being low cost and versatile processor having all peripherals like three UART, three timers, SSU, I²C, LIN, USB, 10 channels ADC with operating frequency at 20MHz. This paper discusses the implementation of AES on R8C controller its speed and memory requirement for the same.

Index Terms-R8C microcontroller, AES Rijndael, optimization.

1 INTRODUCTION

Microcontroller can be used in a wide range of applications, such as industrial control, monitoring, communication interface in wireless sensor network for environment monitoring and battle field ad-hoc network [1]. The 8/16 bit microcontroller with their limited ability in computation and power, the security is the one of the most important issue for these applications. With limited computational ability the cryptography algorithm when implemented not only consumes CPU time but also the precious memory area both program and data memory. The AES Rijndael algorithm is one algorithm which can be implemented on all types of microprocessor because of its basic design flexibility in block, key size and number of rounds. Rijndael's internal round structure has instruction-level parallelism and hence implementing on hardware is very easy [1, 2].

1.1 WHAT IS RIJNDAEL?

AES is a block cipher developed to address the threatened key size of Data Encryption Standard (DES). AES-Rijndael was developed by Joan Daemen and Vincent Rijmen, Rijndael [4, 5] and was selected from five finalists namely; 1. Mars Developed by the IBM team that developed Lucifer; 2. RC6 Developed by the RSA Laboratories; 3. Rijndael Developed by Joan Daemon and Vincent Rijmen; 4. Serpent Developed by Ross Anderson, Eli Biham, and Lars Knudsen; 5. Two fish Developed by Counterpane Systems (upon the parameters such as security, performance, efficiency, flexibility, and implementability) by NIST as the Advanced Encryption Standard (AES) replacing DES and published as FIPS 197 in November 2001 [5]. It is a symmetric block cipher that can process 128 bits message blocks and 128, 192, and 256 bits key lengths. Both hardware and software implementation of AES-Rijndael are more attractive.

Following is the convention used to describe the operations in this paper.

- Nb: input block length divided by 32
- Nk key length divided by 32
- Nr : number of rounds
- State: the intermediate cipher result
- Sub state: 8 bit, divided unit of state, if block length is 128-bit, it has 16 sub state of 8-bit
- GF: finite field, Galois field

	Block size in words N _b	Key length in words N _k	Number of round N _r
128-bits key	4	4	10
192-bits key	4	6	12
256-bits key	4	8	14

Table1. Number of key bits v/s number of round


The block length of plain message is 128 bits divided by 32 results in 4 words and key length can be extended by multiples of 32 bits. Moreover the operation is based on 8 bits size of sub state, which gives 8/16 bit processor the highest advantage to implement it by writing algorithm

in both assembly and high level langue. The AES algorithm basically consists of four byte oriented transformation for encryption and inverse transformation for decryption process namely [1],

a) Byte substitution using substitution box table. (S-box):b) Shifting rows of the state array using (Row transformation)

c) Mixing the data within each column of the state array. (Mixing columns)

d) Adding a round key to the state. (Add round key)



The figure 1 shows AES Rijndael Encryption and Decryption structure, where plain text input to the encryption and cipher text input to the decryption algorithm is 128 bit block. The key provided is expanded into an array of forty - four 32bit words, w[i]. Four distinct words forming 128 bits serve as a key for each round in both encryption and decryption. In encryption process first four words w(0 – 3) are used as key in the first round but for decryption last four words w(40 – 43) are used in the first round.

1.2 BASIC OPERATION OF AES RIJNDAEL

1.21 Byte sub operation




Fig2. Sub Byte operation

The ByteSub transformation is a non-linear operation which takes 8-bit sub state as its input and produce same size next sub state. The output is predetermined value defined at S-box which takes 16 by 16 byte of memory [1].

1.22 ShiftRow operation

In ShiftRow, the rows of the State are cyclically shifted over different offsets. Row 0 is not shifted; Row 1 is shifted over C1 bytes, row 2 over C2 bytes and row 3 over C3 bytes. The ShiftRow transformation is individual to every last 3 rows of the state. Each of the three rows shifts by all different bits which decided by block length [1].




Fig3. ShiftRow operation

1.23 MixColumn operation

In MixColumn, the columns of the State are considered as polynomials over GF (2⁸) and multiplied modulo x⁴ + 1 with a fixed polynomial c(x) [1]. The MixColumn transformation operates independently on every column of the state and treats each sub state of the column as term of a(x) in the equation $b(x)=c(x)\otimes a(x)$, where $c(x) = '03'X^3+'01'X^2+'01'X+'02'$. This polynomial is coprime to $(X^4 + 1)$ For example, in the fig4. a(x) is $a_{0,j}X^3+a_{1,j}X^2+a_{2,j}X+a_{3,j}$ and it is used as multiplicand of operation.




Fig4. MixColumn operation

1.24 AddRoundKey operation

The AddRoundKey operation is simply a bitwise EXOR of roundkey and state. The Round Key is derived from the Cipher Key by means of the key schedule. The Round Key length is equal to the block length Nb. The figure 5 shows Add round key operation.

a _{0,0}	a _{0,1}	a _{0,2}	a _{0,3}	a _{0,4}	a _{0,5}		K _{0,0}	<i>K</i> _{0,1}	K _{0,2}	<i>K</i> _{0,3}	<i>K</i> _{0,4}	K _{0,5}		D _{0,0}	D _{0,1}	D _{0,2}	D _{0,3}	D _{0,4}	D _{0,5}
a _{1,0}	a _{1,1}	a _{1,2}	a _{1,3}	a _{1,4}	a _{1,5}	Ð	K _{1,0}	K _{1,1}	K _{1,2}	<i>K</i> _{1,3}	K _{1,4}	K _{1,5}	-	D _{1,0}	D _{1,1}	Ø _{1,2}	D _{1,3}	D _{1,4}	D _{1,8}
a _{2,0}	a _{2,1}	a _{2,2}	a _{2,3}	a _{2,4}	a _{2,5}	Ð	K _{2,0}	<i>K</i> _{2,1}	K _{2,2}	K _{2,3}	K _{2,4}	K _{2,5}	-	D _{2,0}	D _{2,1}	D _{2,2}	D _{2,3}	D _{2,4}	D 2,5
a _{3,0}	a _{3,1}	a _{3,2}	a _{3,3}	a _{3,4}	a _{3,5}		K _{3,0}	K _{3,1}	K _{3,2}	K _{3,3}	K _{3,4}	K _{3,5}		D _{3,0}	D _{3,1}	D _{3,2}	D _{3,3}	D _{3,4}	D 3,9

Fig5. AddRoundKey operation

2 RELATED WORK

Rijndael can also be implemented very efficiently on a wide range of processors and in hardware. Rafael R. Sevilla implemented by 80186 assembly and Geoffrey keating's Motorola 6805 implementation is also available on Rijndael site [3]. During the evaluation process the all five finalist algorithms were evaluated for the hardware implementation including 8 bit processor 8051. Number of works has been published in this regard by various people. R8C micro controller an industrial standard processor was not used for AES Rijndael implementation. This paper discusses implementation of AES with optimized memory without compromising on speed of the system.

3 IMPLEMENTATION

3.1 Renesas R8C Controller

The R8C/Tiny Series of single-chip microcomputers was developed for embedded applications by Renesas. The R8C/Tiny Series supports instructions tailored for the C language, with frequently used instructions implemented in one-byte op-code. It thus allows development of efficient programs with reduced memory requirements when using either assembly language or C. Furthermore, some instructions can be executed in a single clock cycle, enabling fast arithmetic processing.

R8C has features like CPU core operating at 20MHz, on chip ROM,RAM, and data Flash memories, programmable I/O ports, 9 interrupts with 7 priority levels, 14 bit watch dog timer, 3 timers, 4 UARTs, synchronous communication port, I²C bus, LIN module, USB, 10 channel 10 bit ADC and 2 comparators which makes it most preferred industrial application microcontroller.

For implementation on R8C microcontroller, Renesas High performance Embedded workshop V.4.07.01 with simulator version 4.1.04.00 which is provided by Renesas was chosen for convenience. It provides integrated development environment composed of compiler and simulator also. Every cycle number and code size output depends on embedded workshop. Every design decision is tradeoff between speed and code size.

3.2 ByteSub operation

Byte substitution can be done in the two different

ways. First, taking the multiplicative inverse in GF (2⁸) and '00' is mapped onto itself. Then, applying an affine (over GF(2)) transformation defined by 8 by 8 matrix, produces the output. This approach needs sacrificing of speed because of several numbers of extra operations. Whereas the other way using S-box gains speed but loses the code size for storing S-box on the memory. In this implementation S-box approach was chosen.

3.3 MixColumn operation

MixColumn operation needs a certain number of multiplication operations on GF (2⁸). Every finite field multiplication can be done using tables, Logs and Antilog tables. Like ByteSub operation, using table need more memory space while increasing speed. Especially, in MixColumn operation, multiplicand is confined as '01', '02', and '03', which means '01' and '02' multiplication can provide the clue for '03' multiplication. Therefore to exploit this special feature, direct multiplication approach was chosen instead of using tables.

3.4 Storing state

Repeated round comprises 4 different transformation. Each transformation need state as its input and produce output as new state. Such data transaction between each state and register executed very frequently. Also for arithmetic and logic operation the operand, each sub state should stay at register. Therefore the storing state issue is very critical. If the state stays at memory it is easier to fetch each 8-bit sub state from memory to register with indirect address register A0 and A1. However this approach need more cycle consumption because from/to memory to/from register transaction need 2 cycles each, which is twice as much as from/to register to/from register scheme. If all sub state can be stored at registers, the memory will be referenced only for round key and S-box, which is impossible to be stored at registers.

4. SIMULATION RESULT

IJSER © 2011 http://www.ijser.org

Code was run on the Renesas High performance embedded workshop V.4.07.01 with simulator version 4.1.04.00 with test vector from Brian Gladman's technical paper [5]. The implementation was optimized many times. From many versions of implementation, two simulation results are proposed depending on the storing state issue. The one stores the state at memory and the other at registers.

ogistois.	91010101							
Module	Cycle	Code (Byte)						
Precomputation	2178	1649						
ByteSub	115	32						
ShiftRow	51	256						
MixColumn	201	134						
AddRoundKey	127	48						
branch	19	12						
Total	8276	2135						
(round0-10)	5917	784						

Table2. Simulation result of memory version

The total number includes consideration of the number of rounds. In this implementation, the block and key length are 128-bit each. Therefore 10 rounds constitute one encryption procedure. In the 10 rounds of encryption procedure, precomputation is executed just once which gives weight factor 1, and other modules have all different execution times as in Cycle column of the Table2. Whereas, code length weight factor is irrelevant with cycle number weight factor because some modules are reused every time while the other modules are not. For example, AddRoudKey module executed at round0, round1-9 and round10 but MixColumn executed only at round1-9, which makes the different code weight factor 3 and 1 respectively.

Module	Cycle	Code (Byte)
Precomputation	1	1
ByteSub	10	2
ShiftRow	10	2
MixColumn	9	1
AddRoundKey	11	3
branch	1	1

Table2. Weight factor of each module

With weight factor total number of cycle and code are computed by equation below.

Total cycle number =

 \sum Cycle number(i) * weight factor(i)

Total code size = \sum Code number(i) * weight factor(i) Where i is every module

The round0-10 number is pure execution number, which excluding precomputation feature. Because precomputation is composed of S-box input to memory, key input to memory, key expansion and data block input, these phases happens just once in the whole life time of sensors. Once done precomputation can be reused afterward if there is no key update and S-box update. For data block input, it can be assumed as initially staying at special function register, beforehand.

The Table3 shows much improved result after storing state at registers. The improvement is 44% and 41.9% in the cycle number and code size respectively.

Module	Cycle	Code (Byte)
Precomputation	2178	1649
ByteSub	42	56
ShiftRow	15	28
MixColumn	196	96
AddRoundKey	45	60
branch	36	10
Total	5863	1552
(round0-10)	2615	329

Table3. Simulation result of Register version

5. EVALUATION

The fully registered implementation produced remarkably improved output as at table4 and table5. Trivially increased time consumption at branch module stems from complicated register assignment scheduling. This sacrifice makes utilization percent of register nearly full, which means most of the data transactions happen between register and register. The MixColumn module is still takes much part of cycle number. This module is also the critical part for register scheduling because it need four multiplication with four different sub state at the same time while keeping their initial state. Therefore indirect address registers was used temporarily for normal operations. For other modules the utilization of register is slightly over 50%, which gives more possibility to improve the efficiency. Table5 shows size improvement after storing state in the register.




Table4. Speed improvement by register




Table5. Size improvement by register

Comparing with other implementations the output is obviously better. The Table6 and 7 are from Rijndael proposal [1] and they show execution time and code size of other implementation depending on key and block length.

Key/Block length	Number of cycles	Code length
(128, 128) a)	4065 cycles	768 byte
(128, 128) b)	3744 cycles	826 byte
(128, 128) c)	3168 cycles	1016 byte
(192, 128)	4512 cycles	1125 byte
(256, 128)	5221 cycles	1041 byte

Table6. Execution time and code size Rijndael in Intel 8051 assembler

In case of Intel 8051 assembler, as code size increase, the speed decreases, this improvement in speed while sacrificing size can be also done at AVR microcontroller by executing multiplication by tables.

Key/Block length	Number cycles	of	Code length
(128, 128) a)	8390 (cycles	919 byte
(192, 128)	10780 (cycles	1170 byte
(256, 128)	12490 (cycles	1135 byte

Table7. Execution time and code size Rijndael in Motorola 68HC08 assembler

6 CONCLUSION

Rijndael implementation using registers for storing state improves the efficiency over 40% in both speed and code size. Hence implementation using register will be more optimal when the processor is less loaded with other works which not only increases the speed but also reduces memory usage.

REFERENCES

[1] Daemen and V. Rijmen, AES Proposal: Rijndael (Version 2). NIST AES

[2] NIST, Advanced Encryption Standard (AES), (FIP PUB 197), November 26, 2001

[3] Baker.W."Introduction to analysis of Data Encryption Standard", Laguna Hills CA; Aegean park press, 1991

[4] "cryptography and Network security principles and practices" by William Stallings, Eastern economy edition publication 4th edition 2006

[5] A Specification for Rijndael, the AES Algorithm v3.3, Brian Gladman, May 2002

[6] <u>www.esat.kuleuven.ac.be/~rijmen/rijndel/</u> Rijndael home site

[7] A.J. Elbert, E. Yip, B. Chetwynd, C. Paar: "An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists", IEEE Transactions on VLSI, August 2001, vol. 9, no. 4, pp. 545-557.

[8] A Communications Security Architecture and Cryptographic Mechanisms for Distributed Sensor Networks DARPA SensIT Workshop, Oct 8, 1999

[9] Helion Technologies. High Performance (Rijndael) cores, 2001. Amphion Semiconductor. CS5210-40. High Performance AES Encryption Cores, 2001